
ISD5008
Publication Release Date: Oct 31 2008
- 11 -
Revision 1.2
6.1.5
Memory Architecture
The ISD5008 device contains a total of 1,920K Flash memory cells, which is organized as 1,200 rows
of 1,600 cells each. The duration is counted according to the number of rows, while the row number is
represented by the related 16 address bits of MOSI as described in the SPI section.
6.1.6
Programming
The ISD5008 device is also ideal for playback-only applications, where single- or multiple-message
playback is controlled through the SPI port. Once the desired message configuration is created,
duplicates can easily be generated via a third-party programmer. For more information on available
application tools and programmers, please see the Nuvoton website at www.Nuvoton-usa.com.
TABLE 2: EXTERNAL CLOCK INPUT
Duration
(Minutes)
Sample Rate
(kHz)
Required Clock
(kHz)
4
8.0
1024
5
6.4
819.2
6
5.3
682.7
8
4.0
512
TABLE 3: INTERNAL SAMPLING RATE / FILTER EDGE
FLD1
FLD0
Sample
Rate (kHz)
Filter Pass Band
(kHz)
0
8
3.4
0
1
6.4
2.7
1
0
5.3
2.3
1
4
1.7